Jump to content

Template:N-bit: Difference between revisions

From Wikipedia, the free encyclopedia
Content deleted Content added
Undid revision 940578284 by Christian75 (talk) - that leaves the text making no sense, and doesn't match what, for example, 64-bit computing (which doesn't use the template) says.
m MOS:FIRSTABBReviations define before WP:ABBRs in parentheses.
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
{{Computer architecture bit widths}}
{{Computer architecture bit widths}}
In&nbsp;[[computer&nbsp;architecture]], '''{{{1}}}-bit''' [[integer (computer science)|integer]]s, [[memory address]]es, or other [[data#Uses of data in computing|data]] units are those that are {{{1}}} [[bit]]s {{{2}}} wide. Also, {{{1}}}-bit [[Central processing unit|CPU]] and [[Arithmetic logic unit|ALU]] architectures are those that are based on [[processor register|register]]s, [[address bus]]es, or [[Bus (computing)|data bus]]es of that size.<noinclude>
In [[computer architecture]], '''{{{1}}}-bit''' [[integer (computer science)|integer]]s, [[memory address]]es, or other [[Data (computing)|data]] units are those that are {{{1}}} [[bit]]s {{{2}}} wide. Also, {{{1}}}-bit [[central processing unit]] (CPU) and [[arithmetic logic unit]] (ALU) architectures are those that are based on [[processor register|register]]s, [[address bus]]es, or [[Bus (computing)|data bus]]es of that size.<noinclude>
{{Documentation}}
{{Documentation}}



Latest revision as of 12:40, 15 January 2022

In computer architecture, {{{1}}}-bit integers, memory addresses, or other data units are those that are {{{1}}} bits {{{2}}} wide. Also, {{{1}}}-bit central processing unit (CPU) and arithmetic logic unit (ALU) architectures are those that are based on registers, address buses, or data buses of that size.