West Bridge: Difference between revisions
m Added non-breaking space to non-template file size, frequency, bitrate, and bandwidth values (via WP:JWB) |
|||
(4 intermediate revisions by 4 users not shown) | |||
Line 3: | Line 3: | ||
==Overview== |
==Overview== |
||
While the North Bridge focuses on memory control and the South Bridge focuses on "slower" capabilities of the motherboard, the West Bridge focuses on peripheral control. The new architectural modularization opens the potential for increased system performance. Being directly connected, peripheral control can be handled wholly and independently through a West Bridge |
While the North Bridge focuses on memory control and the South Bridge focuses on the "slower" capabilities of the motherboard, the West Bridge focuses on peripheral control. The new architectural modularization opens up the potential for increased system performance. Being directly connected, peripheral control can be handled wholly and independently through a West Bridge controller, leaving a processor offloaded and free to focus on other data-intensive operations. While it enhances the system's performance via the processor, a West Bridge companion chip may also serve directly as a peripheral accelerator. |
||
==Etymology== |
==Etymology== |
||
Line 14: | Line 14: | ||
== Interface Support == |
== Interface Support == |
||
Interfaces continually change towards faster, lower power, fewer pins, and newer standards, making it |
Interfaces continually change towards faster, lower power, fewer pins, and newer standards, making it challenging for processors to follow and integrate them. A prime function of West Bridge devices is to enable connection to these varied interfaces. |
||
An example of such an interface is [[Flash memory#NAND flash|NAND Flash]], which keeps evolving with new generations of Multi-Level Cell NAND. A West Bridge device might handle the MLC NAND management and enable lowest-cost memory support for a main processor, which otherwise would only support NOR or Single-Level Cell NAND. |
An example of such an interface is [[Flash memory#NAND flash|NAND Flash]], which keeps evolving with new generations of Multi-Level Cell NAND. A West Bridge device might handle the MLC NAND management and enable lowest-cost memory support for a main processor, which otherwise would only support NOR or Single-Level Cell NAND. |
||
Line 36: | Line 36: | ||
** NOR |
** NOR |
||
* USB |
* USB |
||
** USB 2.0 at 480 |
** USB 2.0 at 480 Mbit/s |
||
== Applications == |
== Applications == |
Latest revision as of 01:51, 26 April 2024
This article contains promotional content. (May 2012) |
The West Bridge is a growing architectural approach, originally developed by Cypress Semiconductor, which enhances and modularizes a peripheral controller in an embedded computer architecture. Conceptually, the West Bridge parallels and complements the decentralization represented by the North Bridge and the South Bridge. Most notably, it has been used by Research in Motion to permit extremely high data transfer rates in its BlackBerry devices.[1]
Overview
[edit]While the North Bridge focuses on memory control and the South Bridge focuses on the "slower" capabilities of the motherboard, the West Bridge focuses on peripheral control. The new architectural modularization opens up the potential for increased system performance. Being directly connected, peripheral control can be handled wholly and independently through a West Bridge controller, leaving a processor offloaded and free to focus on other data-intensive operations. While it enhances the system's performance via the processor, a West Bridge companion chip may also serve directly as a peripheral accelerator.
Etymology
[edit]The term West Bridge was first introduced by Cypress Semiconductor, which designs products to provide optimal performance and connectivity in the embedded world. The name was chosen deliberately to be a meme consistent with the North Bridge and South Bridge concepts. "West Bridge" refers both to the architectural scheme in general and to the product family with which it was introduced by Cypress.
Interface Support
[edit]Interfaces continually change towards faster, lower power, fewer pins, and newer standards, making it challenging for processors to follow and integrate them. A prime function of West Bridge devices is to enable connection to these varied interfaces.
An example of such an interface is NAND Flash, which keeps evolving with new generations of Multi-Level Cell NAND. A West Bridge device might handle the MLC NAND management and enable lowest-cost memory support for a main processor, which otherwise would only support NOR or Single-Level Cell NAND.
Some commonly supported interfaces of West Bridge companion chips are:
- Mass storage
- GPIO
- MMC+
- SD v1.1
- SD v2.0
- SDIO
- CE-ATA
- MLC NAND
- SLC NAND
- Full NAND management
- Processor
- SRAM
- SPI
- ADMUX
- NAND
- NOR
- USB
- USB 2.0 at 480 Mbit/s
Applications
[edit]The West Bridge architecture is relevant to a broad range of applications.
Common applications include:
- Handsets
- Portable media players
- Personal digital assistants
- Portable navigation devices
- Digital cameras
- Printers
- Point-of-sale terminals
- Set-top boxes
- Security dongles
References
[edit]External links
[edit]- Embedded.com - West Bridge-arrive at improved high-speed USB in multimedia handset design
- EdaGeek.com - Cypress West Bridge Antioch Controller Ranks First in Benchmarks