Multiprocessor system on a chip: Difference between revisions
No edit summary |
|||
Line 13: | Line 13: | ||
* [http://www2.imec.be/imec_com/nomadic-embedded-systems.php IMEC-MPSoC] |
* [http://www2.imec.be/imec_com/nomadic-embedded-systems.php IMEC-MPSoC] |
||
* [http://www.mpsoc-forum.org/ MPSoC - Annual Conference on MPSoC] |
* [http://www.mpsoc-forum.org/ MPSoC - Annual Conference on MPSoC] |
||
* [http://www.u-aizu.ac.jp/%7Ebenab/conferences/mcsoc-09/ Annual Symposium] |
|||
{{CPU_technologies}} |
{{CPU_technologies}} |
Revision as of 02:03, 20 May 2009
The multiprocessor System-on-Chip (MPSoC) is a system-on-a-chip (SoC) which uses multiple processors (see multi-core), usually targeted for embedded applications. It is used by platforms that contain multiple, usually heterogeneous, processing elements with specific functionalities reflecting the need of the expected application domain, a memory hierarchy (often using scratchpad RAM and DMA) and I/O components. All these components are linked to each other by an on-chip interconnect. These architectures meet the performance needs of multimedia applications, telecommunication architectures, network security and other application domains while limiting the power consumption through the use of specialised processing elements and architecture.
See also
- Multi-core (computing)
- System-on-a-chip
- Many-core processing unit
- Multiprocessing
- Symmetric multiprocessing (SMP)
- multitasking
- Parallel computing