Jump to content

Template:Infobox CPU/testcases: Difference between revisions

From Wikipedia, the free encyclopedia
Content deleted Content added
removing non-free images in violation of WP:NFCC#9
updates
Line 451: Line 451:
| image_size = 150px
| image_size = 150px
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| created = expected 2015
| created = expected 2015-2016
| cores =
| cores =
| transistors = [[14 nanometer|14 nm]] transistors
| transistors = [[14 nanometer|14 nm]] transistors
Line 461: Line 461:
| dmi =
| dmi =
| gpu =
| gpu =
| arch1 = [[Skylake (microarchitecture)|Skylake]] [[x86]]
| arch1 = Skylake [[x86]]
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]]
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]]
| extensions = [[x86-64]], [[Intel 64]]
| extensions = [[x86-64]], [[Intel 64]]
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]]
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]]
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[Transactional_Synchronization_Extensions|TSX]]
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[Transactional Synchronization Extensions|TSX]]
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]]
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]]
| socket =
| socket =
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]]
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]]
| successor = [[Skymont (microarchitecture)|Skymont (tick)]]
| successor = [[Cannonlake|Cannonlake (tick)]]
}}
}}
{{{{BASEPAGENAME}}/sandbox
{{{{BASEPAGENAME}}/sandbox
| name = Skymont
| name = Cannonlake
| image =
| image_size = 150px
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| created = 2016
| created = 2016
Line 949: Line 947:
| image_size = 150px
| image_size = 150px
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| created = expected 2015
| created = expected 2015-2016
| cores =
| cores =
| transistors = [[14 nanometer|14 nm]] transistors
| transistors = [[14 nanometer|14 nm]] transistors
Line 959: Line 957:
| dmi =
| dmi =
| gpu =
| gpu =
| arch1 = [[Skylake (microarchitecture)|Skylake]] [[x86]]
| arch1 = Skylake [[x86]]
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]]
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]]
| extensions = [[x86-64]], [[Intel 64]]
| extensions = [[x86-64]], [[Intel 64]]
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]]
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]]
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[Transactional_Synchronization_Extensions|TSX]]
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[Transactional Synchronization Extensions|TSX]]
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]]
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]]
| socket =
| socket =
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]]
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]]
| successor = [[Skymont (microarchitecture)|Skymont (tick)]]
| successor = [[Cannonlake|Cannonlake (tick)]]
}}
}}
{{Infobox CPU
{{Infobox CPU
| name = Skymont
| name = Cannonlake
| image =
| image_size = 150px
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series
| created = 2016
| created = 2016

Revision as of 11:52, 9 August 2013

Testing sandbox version

{{Infobox CPU/sandbox}}

Infobox CPU/testcases
An 8MHz Intel 80286 Microprocessor
General information
Launched1982
Discontinuedearly 1990s
Common manufacturer(s)
Performance
Max. CPU clock rate6 MHz (4 MHz for a short time) to 25 MHz
FSB speeds6 MHz to 25 MHz
Architecture and classification
Instruction setx86-16 (with MMU)
Physical specifications
Co-processorIntel 80287
Package(s)
Products, models, variants
Model(s)
  • 80286 Series
History
PredecessorIntel 80186
SuccessorIntel 80386
P5
General information
LaunchedMarch 22, 1993
Performance
Max. CPU clock rate60 MHz to 300 MHz
FSB speeds50 MHz to 66 MHz
Cache
L1 cache16 KB to 32 KB
Architecture and classification
InstructionsMMX
Physical specifications
Socket(s)
Products, models, variants
Model(s)
  • Pentium Series
  • Pentium OverDrive Series
  • Pentium MMX Series
History
PredecessorIntel 80486
SuccessorP6
P6
General information
LaunchedNovember 1, 1995
Performance
Max. CPU clock rate233 MHz to 1.40 GHz
FSB speeds66 MHz to 133 MHz
Cache
L1 cache32 KB
L2 cache128 KB to 512 KB
256 KB to 2048 KB (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium II Series
  • Pentium III Series
  • Pentium Pro Series
  • Pentium II Xeon Series
  • Pentium III Xeon Series
Variant(s)
History
PredecessorP5
SuccessorNetBurst
P6 Pentium M
General information
Launched2004
Performance
Max. CPU clock rate600 MHz to 2.26 GHz
FSB speeds400 MHz to 533 MHz
Cache
L1 cache32KB
L2 cache512 KB to 2048 KB
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Socket(s)
Products, models, variants
Model(s)
  • A100 Series
  • EP80579 Series
  • Celeron M Series
  • Pentium M Series
History
PredecessorP5
SuccessorEnhanced Pentium M
P6 Enhanced Pentium M
General information
Launched2006
Performance
Max. CPU clock rate1.06 GHz to 2.33 GHz
FSB speeds533 MHz to 667 MHz
Cache
L1 cache32 KB
L2 cache1 MB to 2 MB
2 MB (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Socket(s)
Products, models, variants
Model(s)
  • Celeron M Series
  • Pentium Dual-Core Series
  • Core Solo Series
  • Core Duo Series
  • Xeon LV Series
History
PredecessorPentium M
SuccessorIntel Core
NetBurst
General information
LaunchedNovember 20, 2000
Performance
Max. CPU clock rate267 MHz to 3.73 GHz
FSB speeds400 MT/s to 1066 MT/s
Cache
L1 cache8 KB to 16 KB per core
L2 cache128 KB to 2048 KB
256 KB to 2048 KB (Xeon)
L3 cache4 MB to 16 MB shared
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 1-2 (2-4)
  • 2-6 (2-6) (Xeon)
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Celeron D Series
  • Pentium 4 Series
  • Pentium D Series
  • Xeon Series
History
PredecessorP6
SuccessorIntel Core
Intel Core
General information
Launched2006
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache1 MB to 8 MB unified
L3 cache8 MB to 16 MB shared (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (1-4)
  • 2-6 (2-6) (Xeon)
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium Series
  • Pentium Dual-Core Series
  • Core 2 Solo Series
  • Core 2 Duo Series
  • Core 2 Quad Series
  • Core 2 Extreme Series
  • Xeon Series
History
PredecessorNetBurst
SuccessorPenryn (tick)
Nehalem (tock)
Penryn
General information
Launched2007-2008
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache3 MB to 12 MB unified
L3 cache8 MB to 16 MB shared (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (1-4)
  • 2-6 (2-6) (Xeon)
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium Series
  • Pentium Dual-Core Series
  • Core 2 Solo Series
  • Core 2 Duo Series
  • Core 2 Quad Series
  • Core 2 Extreme Series
  • Xeon Series
History
PredecessorIntel Core
SuccessorNehalem
Nehalem
General information
LaunchedNovember 2008
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache4MB to 12MB shared
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (2-12)
  • 6 (12) (Extreme)
  • 4-8 (4-16) (Xeon)
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Core i7 Extreme Series
  • Xeon Series
History
PredecessorIntel Core (tock)
Penryn (tick)
SuccessorWestmere (tick)
Sandy Bridge (tock)
Westmere
General information
LaunchedJanuary 7, 2010
Performance
Max. CPU clock rate1.06 GHz to 3.46 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache4MB to 30MB shared
Architecture and classification
InstructionsMMX, AES-NI, CLMUL
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (2-12)
  • 6 (12) (Extreme)
  • 4-10 (4-20) (Xeon)
GPU(s)533 MHz to 900 MHz
177M 45nm (K0)
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Core i7 Extreme Series
  • Xeon Series
History
PredecessorNehalem
SuccessorSandy Bridge
Sandy Bridge
General information
LaunchedJanuary 2011
Performance
Max. CPU clock rate1.60 GHz to 3.60 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache3MB to 8MB shared
10MB to 15MB (Extreme)
3MB to 20MB (Xeon)
Architecture and classification
InstructionsMMX, AES-NI, CLMUL
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (2-8)
  • 4-6 (8-12) (Extreme)
  • 2-8 (4-16) (Xeon)
GPU(s)HD Graphics 2000
650 MHz to 1250 MHz
Socket(s)
Products, models, variants
Model(s)
  • Celeron Series
  • Pentium Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Core i7 Extreme Series
  • Xeon E3 Series
  • Xeon E5 Series
History
PredecessorNehalem (tock)
Westmere (tick)
SuccessorIvy Bridge (tick)
Haswell (tock)
Ivy Bridge
General information
LaunchedApril 29, 2012
CPUID code0306A9h
Product code80637 (desktop)
Performance
Max. CPU clock rate1.70 GHz to 3.80 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache3MB to 8MB shared
Architecture and classification
InstructionsMMX, AES-NI, CLMUL
Extensions
Physical specifications
Transistors
Cores
  • 2-4 (4-8)
GPU(s)HD Graphics 2500
650 MHz to 1150 MHz
Socket(s)
Products, models, variants
Model(s)
  • Pentium G Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Xeon E3 v2 Series
History
PredecessorSandy Bridge
SuccessorHaswell
Haswell
General information
Launched2013
Cache
Last level cache35MB
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Cores
  • 2-4
  • 6+ (Extreme)
  • 8+ (Xeon)
Socket(s)
Products, models, variants
Model(s)
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
History
PredecessorSandy Bridge (tock)
SuccessorBroadwell (tick)
Broadwell
General information
Launched2014
Cache
Last level cache35MB
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Products, models, variants
Model(s)
  • Core i3 Series
    Core i5 Series
    Core i7 Series
History
PredecessorHaswell
SuccessorSkylake
Skylake
General information
Launchedexpected 2015-2016
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Products, models, variants
Model(s)
  • Core i3 Series
    Core i5 Series
    Core i7 Series
History
PredecessorHaswell (tock)
Broadwell (tick)
SuccessorCannonlake (tick)
Cannonlake
General information
Launched2016
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Products, models, variants
Model(s)
  • Core i3 Series
    Core i5 Series
    Core i7 Series
History
PredecessorSkylake

Testing main template

{{Infobox CPU}}

Infobox CPU/testcases
An 8MHz Intel 80286 Microprocessor
General information
Launched1982
Discontinuedearly 1990s
Common manufacturer
Performance
Max. CPU clock rate6 MHz (4 MHz for a short time) to 25 MHz
FSB speeds6 MHz to 25 MHz
Architecture and classification
Instruction setx86-16 (with MMU)
Physical specifications
Co-processorIntel 80287
Package
Products, models, variants
Model
  • 80286 Series
History
PredecessorIntel 80186
SuccessorIntel 80386
P5
General information
LaunchedMarch 22, 1993
Performance
Max. CPU clock rate60 MHz to 300 MHz
FSB speeds50 MHz to 66 MHz
Cache
L1 cache16 KB to 32 KB
Architecture and classification
InstructionsMMX
Physical specifications
Sockets
Products, models, variants
Models
  • Pentium Series
  • Pentium OverDrive Series
  • Pentium MMX Series
History
PredecessorIntel 80486
SuccessorP6
P6
General information
LaunchedNovember 1, 1995
Performance
Max. CPU clock rate233 MHz to 1.40 GHz
FSB speeds66 MHz to 133 MHz
Cache
L1 cache32 KB
L2 cache128 KB to 512 KB
256 KB to 2048 KB (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium II Series
  • Pentium III Series
  • Pentium Pro Series
  • Pentium II Xeon Series
  • Pentium III Xeon Series
Variant
History
PredecessorP5
SuccessorNetBurst
P6 Pentium M
General information
Launched2004
Performance
Max. CPU clock rate600 MHz to 2.26 GHz
FSB speeds400 MHz to 533 MHz
Cache
L1 cache32KB
L2 cache512 KB to 2048 KB
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Socket
Products, models, variants
Models
  • A100 Series
  • EP80579 Series
  • Celeron M Series
  • Pentium M Series
History
PredecessorP5
SuccessorEnhanced Pentium M
P6 Enhanced Pentium M
General information
Launched2006
Performance
Max. CPU clock rate1.06 GHz to 2.33 GHz
FSB speeds533 MHz to 667 MHz
Cache
L1 cache32 KB
L2 cache1 MB to 2 MB
2 MB (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Socket
Products, models, variants
Models
  • Celeron M Series
  • Pentium Dual-Core Series
  • Core Solo Series
  • Core Duo Series
  • Xeon LV Series
History
PredecessorPentium M
SuccessorIntel Core
NetBurst
General information
LaunchedNovember 20, 2000
Performance
Max. CPU clock rate267 MHz to 3.73 GHz
FSB speeds400 MT/s to 1066 MT/s
Cache
L1 cache8 KB to 16 KB per core
L2 cache128 KB to 2048 KB
256 KB to 2048 KB (Xeon)
L3 cache4 MB to 16 MB shared
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 1-2 (2-4)
  • 2-6 (2-6) (Xeon)
Sockets
Products, models, variants
Models
  • Celeron Series
  • Celeron D Series
  • Pentium 4 Series
  • Pentium D Series
  • Xeon Series
History
PredecessorP6
SuccessorIntel Core
Intel Core
General information
Launched2006
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache1 MB to 8 MB unified
L3 cache8 MB to 16 MB shared (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (1-4)
  • 2-6 (2-6) (Xeon)
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium Series
  • Pentium Dual-Core Series
  • Core 2 Solo Series
  • Core 2 Duo Series
  • Core 2 Quad Series
  • Core 2 Extreme Series
  • Xeon Series
History
PredecessorNetBurst
SuccessorsPenryn (tick)
Nehalem (tock)
Penryn
General information
Launched2007-2008
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
FSB speeds533 MT/s to 1600 MT/s
Cache
L1 cache64 KB per core
L2 cache3 MB to 12 MB unified
L3 cache8 MB to 16 MB shared (Xeon)
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (1-4)
  • 2-6 (2-6) (Xeon)
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium Series
  • Pentium Dual-Core Series
  • Core 2 Solo Series
  • Core 2 Duo Series
  • Core 2 Quad Series
  • Core 2 Extreme Series
  • Xeon Series
History
PredecessorIntel Core
SuccessorNehalem
Nehalem
General information
LaunchedNovember 2008
Performance
Max. CPU clock rate1.06 GHz to 3.33 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache4MB to 12MB shared
Architecture and classification
InstructionsMMX
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (2-12)
  • 6 (12) (Extreme)
  • 4-8 (4-16) (Xeon)
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Core i7 Extreme Series
  • Xeon Series
History
PredecessorsIntel Core (tock)
Penryn (tick)
SuccessorsWestmere (tick)
Sandy Bridge (tock)
Westmere
General information
LaunchedJanuary 7, 2010
Performance
Max. CPU clock rate1.06 GHz to 3.46 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache4MB to 30MB shared
Architecture and classification
InstructionsMMX, AES-NI, CLMUL
Extensions
Physical specifications
Transistors
Cores
  • 2-6 (2-12)
  • 6 (12) (Extreme)
  • 4-10 (4-20) (Xeon)
GPUs533 MHz to 900 MHz
177M 45nm (K0)
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Core i7 Extreme Series
  • Xeon Series
History
PredecessorNehalem
SuccessorSandy Bridge
Sandy Bridge
General information
LaunchedJanuary 2011
Performance
Max. CPU clock rate1.60 GHz to 3.60 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache3MB to 8MB shared
10MB to 15MB (Extreme)
3MB to 20MB (Xeon)
Architecture and classification
InstructionsMMX, AES-NI, CLMUL
Extensions
Physical specifications
Transistors
Cores
  • 1-4 (2-8)
  • 4-6 (8-12) (Extreme)
  • 2-8 (4-16) (Xeon)
GPUsHD Graphics 2000
650 MHz to 1250 MHz
Sockets
Products, models, variants
Models
  • Celeron Series
  • Pentium Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Core i7 Extreme Series
  • Xeon E3 Series
  • Xeon E5 Series
History
PredecessorsNehalem (tock)
Westmere (tick)
SuccessorsIvy Bridge (tick)
Haswell (tock)
Ivy Bridge
General information
LaunchedApril 29, 2012
CPUID code0306A9h
Product code80637 (desktop)
Performance
Max. CPU clock rate1.70 GHz to 3.80 GHz
Cache
L1 cache64KB per core
L2 cache256KB per core
L3 cache3MB to 8MB shared
Architecture and classification
InstructionsMMX, AES-NI, CLMUL
Extensions
Physical specifications
Transistors
Cores
  • 2-4 (4-8)
GPUsHD Graphics 2500
650 MHz to 1150 MHz
Sockets
Products, models, variants
Models
  • Pentium G Series
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
  • Xeon E3 v2 Series
History
PredecessorSandy Bridge
SuccessorHaswell
Haswell
General information
Launched2013
Cache
Last level cache35MB
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Cores
  • 2-4
  • 6+ (Extreme)
  • 8+ (Xeon)
Sockets
Products, models, variants
Models
  • Core i3 Series
  • Core i5 Series
  • Core i7 Series
History
PredecessorSandy Bridge (tock)
SuccessorBroadwell (tick)
Broadwell
General information
Launched2014
Cache
Last level cache35MB
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Products, models, variants
Model
  • Core i3 Series
    Core i5 Series
    Core i7 Series
History
PredecessorHaswell
SuccessorSkylake
Skylake
General information
Launchedexpected 2015-2016
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Products, models, variants
Model
  • Core i3 Series
    Core i5 Series
    Core i7 Series
History
PredecessorsHaswell (tock)
Broadwell (tick)
SuccessorCannonlake (tick)
Cannonlake
General information
Launched2016
Architecture and classification
InstructionsMMX, AES-NI, CLMUL, FMA3
Extensions
Physical specifications
Transistors
Products, models, variants
Model
  • Core i3 Series
    Core i5 Series
    Core i7 Series
History
PredecessorSkylake