Template:Infobox CPU/testcases: Difference between revisions
Appearance
Content deleted Content added
VernoWhitney (talk | contribs) removing non-free images in violation of WP:NFCC#9 |
updates |
||
Line 451: | Line 451: | ||
| image_size = 150px |
| image_size = 150px |
||
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
||
| created = expected 2015 |
| created = expected 2015-2016 |
||
| cores = |
| cores = |
||
| transistors = [[14 nanometer|14 nm]] transistors |
| transistors = [[14 nanometer|14 nm]] transistors |
||
Line 461: | Line 461: | ||
| dmi = |
| dmi = |
||
| gpu = |
| gpu = |
||
| arch1 = |
| arch1 = Skylake [[x86]] |
||
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]] |
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]] |
||
| extensions = [[x86-64]], [[Intel 64]] |
| extensions = [[x86-64]], [[Intel 64]] |
||
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]] |
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]] |
||
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[ |
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[Transactional Synchronization Extensions|TSX]] |
||
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]] |
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]] |
||
| socket = |
| socket = |
||
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]] |
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]] |
||
| successor = [[ |
| successor = [[Cannonlake|Cannonlake (tick)]] |
||
}} |
}} |
||
{{{{BASEPAGENAME}}/sandbox |
{{{{BASEPAGENAME}}/sandbox |
||
| name = |
| name = Cannonlake |
||
| image = |
|||
| image_size = 150px |
|||
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
||
| created = 2016 |
| created = 2016 |
||
Line 949: | Line 947: | ||
| image_size = 150px |
| image_size = 150px |
||
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
||
| created = expected 2015 |
| created = expected 2015-2016 |
||
| cores = |
| cores = |
||
| transistors = [[14 nanometer|14 nm]] transistors |
| transistors = [[14 nanometer|14 nm]] transistors |
||
Line 959: | Line 957: | ||
| dmi = |
| dmi = |
||
| gpu = |
| gpu = |
||
| arch1 = |
| arch1 = Skylake [[x86]] |
||
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]] |
| instructions = [[MMX (instruction set)|MMX]], [[AES instruction set|AES-NI]], [[CLMUL instruction set|CLMUL]], [[FMA instruction set|FMA3]] |
||
| extensions = [[x86-64]], [[Intel 64]] |
| extensions = [[x86-64]], [[Intel 64]] |
||
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]] |
| extensions1 = [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]], [[SSSE3]], [[SSE4]], [[SSE4.1]], [[SSE4.2]] |
||
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[ |
| extensions2 = [[Advanced Vector Extensions|AVX]], [[Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2|AVX2]], [[Trusted Execution Technology|TXT]], [[Transactional Synchronization Extensions|TSX]] |
||
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]] |
| extensions3 = [[Intel VT-x|VT-x]], [[Intel VT-d|VT-d]] |
||
| socket = |
| socket = |
||
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]] |
| predecessor = [[Haswell (microarchitecture)|Haswell (tock)]]<br>[[Broadwell (microarchitecture)|Broadwell (tick)]] |
||
| successor = [[ |
| successor = [[Cannonlake|Cannonlake (tick)]] |
||
}} |
}} |
||
{{Infobox CPU |
{{Infobox CPU |
||
| name = |
| name = Cannonlake |
||
| image = |
|||
| image_size = 150px |
|||
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
| model = Core i3 Series<br>Core i5 Series<br>Core i7 Series |
||
| created = 2016 |
| created = 2016 |
Revision as of 11:52, 9 August 2013
This is the template test cases page for the sandbox of Template:Infobox CPU. to update the examples. If there are many examples of a complicated template, later ones may break due to limits in MediaWiki; see the HTML comment "NewPP limit report" in the rendered page. You can also use Special:ExpandTemplates to examine the results of template uses. You can test how this page looks in the different skins and parsers with these links: |
Testing sandbox version
|
Testing main template
|