Multiprocessor system on a chip: Difference between revisions
No edit summary |
|||
Line 3: | Line 3: | ||
==Benchmarks== |
==Benchmarks== |
||
MPSoC research and development often compares many options. Benchmarks, such as COSMIC |
MPSoC research and development often compares many options. Benchmarks, such as COSMIC,<ref>[http://www.ece.ust.hk/~eexu/index_files/COSMIC.htm "COSMIC Heterogeneous Multiprocessor Benchmark Suite"]</ref> are developed to help such evaluations. |
||
==See also== |
==See also== |
||
Line 17: | Line 17: | ||
* [http://www.mpsoc-forum.org/ MPSoC - Annual Conference on MPSoC] |
* [http://www.mpsoc-forum.org/ MPSoC - Annual Conference on MPSoC] |
||
* [http://www.u-aizu.ac.jp/%7Ebenab/conferences/mcsoc-09/ Annual Symposium] |
* [http://www.u-aizu.ac.jp/%7Ebenab/conferences/mcsoc-09/ Annual Symposium] |
||
==References== |
|||
{{reflist}} |
|||
{{compu-hardware-stub}} |
{{compu-hardware-stub}} |
Revision as of 03:18, 16 February 2015
The multiprocessor System-on-Chip (MPSoC) is a system-on-a-chip (SoC) which uses multiple processors (see multi-core), usually targeted for embedded applications. It is used by platforms that contain multiple, usually heterogeneous, processing elements with specific functionalities reflecting the need of the expected application domain, a memory hierarchy (often using scratchpad RAM and DMA) and I/O components. All these components are linked to each other by an on-chip interconnect. These architectures meet the performance needs of multimedia applications, telecommunication architectures, network security and other application domains while limiting the power consumption through the use of specialised processing elements and architecture.
Benchmarks
MPSoC research and development often compares many options. Benchmarks, such as COSMIC,[1] are developed to help such evaluations.
See also
- Multi-core (computing)
- System-on-a-chip
- Many-core processing unit
- Multiprocessing
- Symmetric multiprocessing (SMP)
- multitasking
- Parallel computing