Jump to content

Jason Cong

Edit links
From Wikipedia, the free encyclopedia

This is the current revision of this page, as edited by Altenmann (talk | contribs) at 01:15, 29 October 2024 (→Selected awards). The present address (URL) is a permanent link to this version.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Jingsheng Jason Cong (Chinese: 丛京生; born 1963 in Beijing) is a Chinese-born American computer scientist, educator, and serial entrepreneur. He received his B.S. degree in computer science from Peking University in 1985, his M.S. and Ph.D. degrees in computer science from the University of Illinois at Urbana-Champaign in 1987 and 1990, respectively. He has been on the faculty in the Computer Science Department at the University of California, Los Angeles (UCLA) since 1990. Currently, he is a Distinguished Chancellor's Professor and the director of Center for Domain-Specific Computing (CDSC).

Research contributions and commercial impact

[edit]

Cong made fundamental contributions to the FPGA synthesis technology. His result in the early 1990s on depth-optimal mapping (FlowMap) for lookup-table based FPGAs[1] is a cornerstone of all FPGA logic synthesis tools used today. This, together with the subsequent works on the cut-enumeration[2] and Boolean matching[3] based methods for FPGA mapping, led to a successful startup company Aplus Design Technologies (1998–2003) founded by Cong. Aplus developed the first commercially available FPGA architecture evaluation tool and physical synthesis tool, which were OEMed by most FPGA companies and distributed to tens of thousands of FPGA designers worldwide. Aplus was acquired by Magma Design Automation in 2003, which is now part of Synopsys.

Cong's research also made significant impact on high-level synthesis (HLS) for integrated circuits. The decade-long research in 2000s by his group led to another UCLA spin-off, AutoESL Design Automation (2006–2011), co-founded by Cong. AutoESL developed most widely used HLS tool for FPGAs[4] and was acquired by Xilinx in 2011. The HLS tool from AutoESL (renamed as Vivado HLS[5] after Xilinx acquisition) allows FPGA designers to use C/C++ software programming languages instead of hardware description languages for FPGA design and implementation.

In 2009, Cong led a group of twelve faculty members from UCLA, Rice, Ohio-State, and UC Santa Barbara and won a highly competitive NSF Expeditions in Computing Award on Customizable Domain-Specific Computing (CDSC).[6]

Cong's research on interconnect-centric design[7] for integrated circuits plays a significant role in overcoming the timing closure challenge in deep submicron designs in 1990s. His work on VLSI interconnect planning, synthesis, and layout optimization as well as highly scalable multi-level analytical circuit placement[8] are embedded in the core of all physical synthesis tools developed by the EDA industry. The best-known industry adoption example was Magma Design Automation, which was founded in 1997 aiming at achieving timing closure through physical synthesis. Cong served on its Technical Advisory Board since its inception until its IPO, and later as its Chief Technology Advisor from 2003 to 2008. Magma was acquired by Synopsys in 2012.

Selected awards

[edit]

2024 Phil Kaufman Award for fundamental contributions to FPGA design automation technology.[9]

Cong's work on FlowMap received the 2011 ACM/IEEE A. Richard Newton Technical Impact Award[10] in Electronic Design Automation "for pioneering work on technology mapping for FPGA that has made significant impact to the FPGA research community and industry", and was the first inducted to the FPGA and Reconfigurable Computing Hall of Fame[11] by ACM TCFPGA.

Cong was elected to IEEE Fellow in 2000 "for seminal contributions in computer-aided design of integrated circuits, especially in physical design automation, interconnect optimization, and synthesis of FPGAs", and ACM Fellow in 2008 "for contributions to electronic design automation".[12]

He received the 2010 IEEE Circuits and System (CAS) Society Technical Achievement Award[13] "For seminal contributions to electronic design automation, especially in FPGA synthesis, VLSI interconnect optimization, and physical design automation", and also the 2016 IEEE Computer Society Technical Achievement Award[14] "For setting the algorithmic foundations for high-level synthesis of field programmable gate arrays". He is the only one who received a Technical Achievement Award from both the IEEE Circuits and Systems Society and the Computer Society.

In February 2017, Cong was elected as a member in National Academy of Engineering.[15] He was elected a foreign member of the Chinese Academy of Engineering in 2019.[16]

References

[edit]
  1. ^ J. Cong and Y. Ding, (1994) "FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs", IEEE Trans. on Computer-Aided Design. 13 (1). pp. 1-12. doi:10.1109/43.273754}.
  2. ^ J. Cong, C. Wu, and Y. Ding, "Cut Ranking and Pruning: Enabling A General and Efficient FPGA Mapping Solution," Proceedings of the Int'l Symposium on Field-Programmable Gate-Arrays, Monterey, California, February 1999, pp. 29-35. (Selected for FPGA20: the most significant contributions in the FPGA Symposium from 1992 – 2001)
  3. ^ J. Cong and Y. Y. Hwang, "Boolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation", Proceedings of the 1998 Int'l Symposium on Field-Programmable Gate-Arrays, Monterey, California, February 1998, pp. 27-34. doi:10.1145/275107.275116.
  4. ^ J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers and Z. Zhang, (2011) "High-Level Synthesis for FPGAs: From Prototyping to Deployment", IEEE Transactions on Computer-Aided Design. 30 (4). pp. 473-491. doi:10.1109/TCAD.2011.2110592.
  5. ^ "Vivado High-Level Synthesis". Xilinx. Retrieved 2020-09-02.
  6. ^ "UCLA Center for Domain-Specific Computing". Center for Domain-Specific Computing. Retrieved 2020-09-02.
  7. ^ J. Cong, "An Interconnect-Centric Design Flow for Nanometer Technologies", Proc. IEEE, April 2001.
  8. ^ T. Chan, J. Cong and K. Sze, "Multilevel Generalized Force-Directed Method for Circuit Placement," Proceedings of the Int’l Symposium on Physical Design, San Francisco, CA, April 2005, pp. 185-192. (Best Paper Award)
  9. ^ 2024 Phil Kaufman Award Recipient Dr. Jason Cong
  10. ^ ACM/IEEE A. Richard Newton Technical Impact Award in Electronic Design Automation
  11. ^ http://hof.tcfpga.org
  12. ^ "Jason Cong". Association for Computing Machinery. Retrieved 2020-01-08.
  13. ^ Charles A. Desoer Technical Achievement Award Recipients
  14. ^ Edward J. McCluskey Technical Achievement Award
  15. ^ National Academy of Engineering Elects 84 Members and 22 Foreign Members, February 8, 2017. Retrieved 2020-01-08.
  16. ^ "中国工程院2019年院士增选结果". Chinese Academy of Engineering. 2019-11-22. Retrieved 2020-01-16.
[edit]
Retrieved from "https://en.wikipedia.org/enwiki/w/index.php?title=Jason_Cong&oldid=1254015847"