Jump to content

Baker clamp

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Wikid77 (talk | contribs) at 03:33, 3 April 2016 (fix cite for 2nd title by omit). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Baker clamp is a generic name for a class of electronic circuits that reduce the storage time of a switching bipolar junction transistor (BJT) by applying a nonlinear negative feedback through various kinds of diodes. The reason for slow turn-off times of saturated BJTs is the stored charge in the base. It must be removed before the transistor will turn off since the storage time is a limiting factor of using bipolar transistors and IGBTs in fast switching applications. The diode-based Baker clamps prevent the transistor from saturating and thereby accumulating a lot of stored charge.[1]

Origin

The standard two-diode Baker clamp circuit, which includes the feedback current I1 that reduces the base current Ib
Baker clamp alternative in a Schottky transistor

The Baker clamp is named for Richard H. Baker, who described it in his 1956 technical report "Maximum Efficiency Transistor Switching Circuits."[2] Baker called the technique "back clamping", but the circuit is now called a Baker clamp. Many sources credit Baker's report for the two-diode clamp circuit.[3][4][5] Also in 1956, Baker described the circuit in a patent application; the 1961 issued patent, US 3,010,031,[6] claims the use of the clamp in symmetrical flip-flop circuits.

Similar clamp circuits are said to have been known before Baker's report. Kyttälä states, "Although invention of the Baker Clamp circuit is credited to Richard H. Baker (US Patent 3,010,031) it was already common knowledge in 1953 and described in transistor introductory papers that were written by Richard F. Shea."[7] However, Shea's 1953 transistor text does not describe a similar clamp circuit.[8] Shea's 1957 text does describe the clamp circuit and references Baker's technical report.[3]

There are other clamp circuits. A 1959 manual describes a technique called "saturation clamping".[9] In that scheme, there is a saturation clamp supply at about 2 volts connected to the collector with a saturation clamp diode. When the transistor nears saturation, the clamp diode turns on and supplies the extra collector current to keep the transistor from saturating. The saturation clamp supply needs to supply substantial current.[10] In contrast, the Baker clamp reduces the transistor base current rather than supplying more collector current.

Another clamp circuit uses a single diode clamp.[9] It reduces base drive as the transistor nears saturation, but it uses a resistor divider network.

Clamp circuits were also used to speed up cutoff transitions. When the transistor is cutoff, the output is similar to an RC circuit that exponentially decays to its final value. As the circuit gets closer to its final value, there is less current available to charge the capacitor, so the rate of approach lessens. To reach 90 percent of the final value takes about 2.3 time constants.[11] Cutoff clamping reduces the output voltage swing but makes the transition faster. Clamping the collector voltage to 63 percent of the final value allows a factor of two speed increase.[12]

Basic idea

The Baker clamp introduces a nonlinear negative feedback into a common-emitter stage (BJT switch), with the purpose to avoid saturation by decreasing the gain near the saturation point. While the transistor is in active mode and it is far away enough from the saturation point, the negative feedback is turned off and the gain is maximal; when the transistor approaches the saturation point, the negative feedback gradually turns on, and the gain quickly drops. To decrease the gain, the transistor acts as a shunt regulator with regard to its own base–emitter junction: it diverts a part of the base current to ground by connecting a voltage-stable element in parallel to the base–emitter junction.

Implementation

The two-diode Baker clamp circuit is shown in the figure from Baker's patent and in many other publications.[9] The feedback diode (D1) between the collector and the input limits the collector voltage to approximately VBE by diverting the excessive input current through the collector to ground.[13] An additional silicon diode is connected in series with the base terminal to raise the effective input voltage; the clamp diode in the collector–base feedback is sometimes made from germanium to minimize the voltage drop across it.[6] The base diode allows a Si diode clamp to be used with a Si transistor and keeps VCE around a diode drop and much greater than VCE(sat). Unfortunately, it turns off and creates a high-impedance return path when trying to turn the transistor off. Although the base charge has been minimized, it is now more difficult to draw charge out of the base.

A second base diode connected antiparallel to the base diode (D2 in Baker's schematic) will provide a low-impedance return path for removing stored base charge in the transistor. This three-diode circuit is still referred to as a Baker clamp by some sources,[14] while others only call the two-diode circuit a Baker clamp.[15]

A simple alternative to the Baker clamp is a single low-voltage diode from the collector to the base. To work well, the forward drop of the diode must be less than the base–emitter drop, so low-voltage-drop germanium and Schottky diodes can be used with silicon transistors (the forward voltage drop of a Schottky diode is much less than the VBE bias voltage of a silicon transistor and it switches rapidly). An alternative diode clamp circuit connects the diode to a junction of two base-bias resistors.[9] The contemporary solution is to integrate the combination of a Schottky diode and transistor into one Schottky transistor. Some sources also refer to this configuration as a Baker clamp.[16]

Baker clamps are also used in power applications, and the choice of diodes is a significant design issue.[17]

One drawback of the Baker clamp is its increased low voltage-output level (as in a Darlington transistor). In logic circuits, it decreases the noise immunity; in power applications, it increases the dissipated power.

See also

References

  1. ^ Simon S. Ang (1995). Power-switching Converters. Marcel Dekker. p. 340. ISBN 978-0-8247-9630-3.
  2. ^ R. H. Baker (1956), "Maximum Efficiency Switching Circuits", MIT Lincoln Laboratory Report TR-110
  3. ^ a b Richard F. Shea, ed. (1957). Transistor circuit engineering. Wiley. p. 322.
  4. ^ Ernst Bleuler (1964). Methods of Experimental Physics Vol. 2: Electronic Methods. Academic Press. ISBN 978-0-12-475902-2.
  5. ^ William D. Roehr and Darrell Thorpe (editors) (1963). Switching transistor handbook. Motorola Semiconductor Products. p. 32. {{cite book}}: |author= has generic name (help)
  6. ^ a b Symmetrical Back-Clamped Transistor Switching Circuit, October 24, 1956 {{citation}}: Unknown parameter |country-code= ignored (help); Unknown parameter |inventor-first= ignored (help); Unknown parameter |inventor-last= ignored (help); Unknown parameter |issue-date= ignored (help); Unknown parameter |patent-number= ignored (help)
  7. ^ Kyttälä, Teemu (2008), Solid State Guitar Amplifiers, p. 128, Although invention of the Baker Clamp circuit is credited to Richard H. Baker (US Patent 3,010,031) it was already common knowledge in 1953 and described in transistor introductory papers that were written by Richard F. Shea.
  8. ^ Shea, Richard F., ed. (1953), Principles of Transistor Circuits, New York: Wiley; also published by Chapman & Hall, London
  9. ^ a b c d Department of the Army (1963) [1959], Basic Theory and Application of Transistors; Technical Manual 11-690, Dover, pp. 195–199
  10. ^ The transistor collector current will be IC = βIB; whatever does not come from the load will come from the saturation clamp supply.
  11. ^ ln(1−0.9)=−2.302585
  12. ^ ln(1−0.63)=−0.99425
  13. ^ Neil Chadderton and Dino Rosaldi (May 1996). "High Frequency DC-DC Conversion using High Current Bipolar Transistors: 400kHz Operation with Optimised Geometry Devices" (PDF). Zetex.
  14. ^ Roehr, William D., ed. (2001), Rectifier Applications Manual: Reference Manual and Design Guide (PDF) (revision 2 ed.), ON Semiconductor Pages 175–176 describe a 3-diode "Baker clamp".
  15. ^ Harry E. Thomas (1968). Handbook of transistors, semiconductors, instruments, and microelectronics. Prentice-Hall. p. 228.
  16. ^ Paul Horowitz and Winfield Hill (1989), The Art of Electronics (Second ed.), Cambridge University Press, p. 908, ISBN 978-0-521-37095-0
  17. ^ Pressman, Abraham I. (1998), Switching Power Supply Design (2nd ed.), McGraw-Hill, pp. 328–330, ISBN 0-07-052236-7
Retrieved from "https://en.wikipedia.org/enwiki/w/index.php?title=Baker_clamp&oldid=713288663"