Jump to content

Z80182

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Jeroen1974 (talk | contribs) at 11:40, 3 October 2006 (new article). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

The Zilog Z80182 is an enhanced, faster version of the older Z80 and is part of the Z180 microprocessor family. It's nicknamed the Zilog Intelligent Peripheral Controller (ZIP).

It has the following features:

  • Two ESCC (enhanced serial channel controller) channels with 32 bits CRC
  • Two UART (serial controller interface) channels
  • Internal configurable address decoder
  • Three PIA (Programmable I/O adapter) ports
  • Two 16 bits timers
  • One CSIO (Clocked Serial Input/output) channel
  • One MMU (Memory management Unit) that expands the addressing range to 20 bits
  • Wait state generator
  • Two DMA channels
  • Interrupt controller
  • Extended instructions
  • 16550 MIMIC interface
  • Crystal oscillator

It's also fully static and has a low EMI option that reduces the slewrate of the outputs. It's available in several maximum operating frequencies (upto 33MHz) and in 3V3 versions.