Zet (hardware)
It is proposed that this article be deleted because of the following concern:
If you can address this concern by improving, copyediting, sourcing, renaming, or merging the page, please edit this page and do so. You may remove this message if you improve the article or otherwise object to deletion for any reason. Although not required, you are encouraged to explain why you object to the deletion, either in your edit summary or on the talk page. If this template is removed, do not replace it. The article may be deleted if this message remains in place for seven days, i.e., after 02:01, 29 November 2024 (UTC). Find sources: "Zet" hardware – news · newspapers · books · scholar · JSTOR |
Zet is a clone x86 architecture microprocessor that is machine code–compatible with x86 processors, developed as an effort to make an open-hardware CPU. As of version 1.3.0, Zet runs on three different FPGA boards: Terasic Altera DE0, DE1, and DE2-115.[1]
The hardware design can be synthesized in a configurable device such an FPGA, CPLD, or on a custom ASIC, and is considered to be an SoC.[2]
As of now, the project only supports 16-bit, and is able to run DOS-compatible or Windows 3.x operating systems.
There has been no activity on the Zet project since 2013.[citation needed]
References
[edit]- ^ Marmolejo, Zeus Gómez (2024-10-18), marmolejo/zet, retrieved 2024-11-22
- ^ "Zet - The x86 (IA-32) open implementation". Retrieved March 7, 2016.